How Computers Work
race condition
result depends on timing
Source board
This definition comes from the board below. Open it to see the term in context.
More terms from this board
- actor / message passingshare nothing, send messages
- Amdahl's lawspeedup capped by the serial fraction
- async / event loopone thread, non-blocking I/O
- atomicuninterruptible op
- cache coherence (MESI)keeping cores' caches consistent
- CAScompare-and-swap (the lock-free primitive)
- concurrencyhandling many tasks (structure)
- coroutine/channelcooperative concurrency (Go/CSP)
- critical sectioncode that must not interleave
- happens-beforethe visibility guarantee you can rely on
- memory barrier/fenceforce write visibility & ordering
- memory reorderingCPU/compiler reorders for speed
- mutex/lockserializes a critical section
- mutual exclusionone-at-a-time
- parallelismrunning many at once (needs cores)
- starvation / livelocknever / busy-never progressing